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With the widespread use of ubiquitous mobile computing and internet of things (IoT), 
secured communication and chip authentication become key requirements. Hardware-based 
security concepts generally provide the best performance in terms of good security standard, 
low power consumption, and large area density. In these concepts, the stochastic properties 
of nanoscale devices, such as the physical and geometrical variations of the process, are 
harnessed for true-random number generators (TRNGs) and physical unclonable functions 
(PUFs). Emerging memory devices, such as resistive switching memory (RRAM), phase 
change memory (PCM) and spin-transfer torque magnetic memory (STT-MRAM), rely on 
a unique combination of physical mechanisms for transport and switching, thus appearing 
as the ideal source of entropy for TRNG and PUFs. 
This work provides an overview of stochastic phenomena in memory devices and their use 
for developing security and computing primitives. First, we provide a broad classification 
of methods to generate true random numbers via the stochastic properties of nanoscale 
devices. Then, we show practical implementations of stochastic TRNG, such as hardware 
security and stochastic computing. The future challenges of stochastic memory concepts are 
finally discussed. 
Keywords: phase-change memory (PCM), resistive switching memory (RRAM), spin-
transfer torque memory (STTRAM), true-random number generator (TRNG), physical 
unclonable function (PUF), statistical variations, device scaling, memristor, neuromorphic 









Secret communication and secure information storage have been critical throughout the 
history of mankind, with the first examples of cryptography dating back to 1900 B.C. in Ancient 
Egypt [1]. From the ancient Sparta scytale and Julius Caesar cypher to the polyalphabetic 
cypher of Leon Battista Alberti and the Enigma machine in World War II, cryptography was 
mostly required in military scenarios [1, 2]. On the other hand, from the second half of the 
twentieth century, the increasing diffusion of information and communication technologies 
(ICT) spurred the exchange and processing of data to be performed in a secure and verified way. 
As a result, from the beginning of the digital era, the field of information security has been the 
subject of an increasing interest [3]. 
Information security has been a topic of intense research since the mid 1970s, when the 
main purpose was to guarantee the confidentiality and integrity of data within mainframe 
computers [4]. As mobile computers, internet of things (IoT) and cloud computing are 
becoming ubiquitous, there is an ever-increasing need for secure communication [5]. Portable 
devices such as smartphones and tablets can now enable financial transactions and act as the 
primary authentication token for the user. As a result, there is a strong need for electronic chips 
that can (i) securely authenticate and be authenticated by other parties, (ii) securely handle 
private/sensitive information, and (iii) operate in an untrusted environment where the adversary 
might have physical access to the system [6]. These tasks must be implemented in mobile 
devices at the level of the integrated circuit (IC), featuring at the same time both low power 
consumption and small area occupation. For application in large scale IoT [7] and cyber-
physical systems (CPS) [8], security methodologies must also feature high speed, low cost and 
robustness to physical and side-channel attacks [9].  
Hardware-intrinsic security primitives such as true random number generators (TRNG) 




performance security tools [10]. On the one hand, TRNG can conveniently and efficiently 
generate the random bitstreams required by most cryptographic and security applications [11], 
[12]. On the other hand, PUF can securely store a secret key in the random characteristics of an 
IC, by e.g. exploiting the random process fluctuations, and enable fast and low-cost 
authentication and secure key storage [6]. Nano-devices are currently considered as the most 
promising approach for TRNG and PUF thanks to the small area, the low power consumption, 
the scalability, the 3D integration, and the ability to offer intrinsic stochastic phenomena via 
the inherent physical transport and switching mechanisms. These properties are all extremely 
beneficial for portable and IoT applications. Nanoelectronics can provide scalable device 
concepts via either the well-established complementary metal oxide semiconductor (CMOS) 
technology, or via alternative memory concepts based on resistive, phase change, magnetic and 
ferroelectric materials [13], sometimes referred to as memristive devices [14]. CMOS-based 
TRNG [11] and PUF [15] were first introduced thanks to the strong integration capabilities and 
technological maturity. Nevertheless, they soon demonstrated a limited entropy quality and the 
need for increased area and power overhead to improve randomness [16]. On the other hand, 
memory devices are currently gaining increasing interest for hardware security thanks to their 
intrinsic stochastic behavior that can be harnessed for high-performance, low cost and low 
energy on chip entropy sources. 
In addition to enabling data/hardware security, a simple and reliable TRNG source is 
becoming more and more attractive also for emerging computing paradigms, such as stochastic 
[17], [18] and brain-inspired computing [19], [20], which require large amounts of random bit 
sequences [21]. Stochastic memory devices can constitute the core for ultra-small and low-
power security and computing primitives, which can perform a broad range of tasks directly 
within the memory [13]. This allows to avoid massive data movement between the CPU and 




In this work, the proposed concepts of stochastic memory devices for security and 
computing are reviewed with emphasis on the fundamental physical mechanisms and the final 
applications in computing. Section II introduces the hardware primitives for security and 
computing applications, underlining the pivotal role of TRNG as entropy source. After an 
overview of CMOS-based TRNG solutions, in Section III the different stochastic memory 
technologies are introduced, with details on the device structure and physics. Section IV 
provides a classification and comparison of the stochastic phenomena at the basis of various 
TRNG concepts. The next Sections discuss the applications of the TRNG in security, such as 
the PUF concept (Section V), and in computing, like analogue multiplication performed by 
stochastic computing (Section VI) and stochastic neurons in cognitive computing hardware 
(Section VII). Finally, Section VIII concludes the Review, providing an outlook about the open 
challenges and active trends of the research.  
 
 
2. Hardware primitives for security and computing 
 
The widespread diffusion of interconnected devices for the IoT raises a strong need for 
secured communication between them. Smartphones have become the central hub for critical 
over-the-internet tasks, playing the role of personal authentication token, enabling financial 
transactions, storing private information and controlling home and car functionalities. In all 
these applications, guaranteeing secure data-transmission is of paramount importance. Security 
in internet-based communications usually requires the generation of random keys [11], [12], 
via on-chip random number generators (RNGs). For implementation in resource constrained 
IoT systems, RNGs should be compact and reliable, while featuring high-quality entropy, high 
throughput and low power consumption [23]. On-board RNGs are the entropy sources that 




For example, RNG-based security applications include physical unclonable functions (PUFs) 
[24], [25], which enable various schemes of unique identification of a chip for hardware 
authentication and IC counterfeiting prevention. Several emerging computing paradigms, such 
as stochastic [17], [18], [26] and brain-inspired computing [19], [20], also rely on large 
bitstreams of random analog/digital signals for their operation, thus requiring on-chip entropy 
sources. The widespread scenario of security and computing applications is summarized in 
Figure 1. In particular, the possible implementations of RNG are schematically reported in 
Figure 1a, while the centrality of RNG in enabling security and computing hardware primitives 
is underlined in Figure 1b. 
A classical method for generating random bits is the pseudo-random number generator 
(PRNG), which generates random-looking bit streams with a deterministic algorithm initialized 
by a seed. The seed provides the required entropy for random number generation, since it is 
derived from random events such as interrupts, kernel calls, incoming TCP/IP requests, etc. 
[11], [27]. For example, a PRNG could be implemented by a linear-feedback shift register 
(LFSR), namely a digital circuit that can produce a deterministic, seed-dependent sequence of 
pseudo-random numbers [28], [29]. Although simple in principle, the LFSR is a finite-state 
machine [30], thus its output is periodic and not random over a sufficiently long observation 
time. Also, since the seed is derived from the user activity, it can be easily manipulated, or the 
knowledge of internal state and feedback tap structure of the LFSR could allow for operation 
monitoring [11]. These limitations of PRNG randomness are fundamentally linked with the 
deterministic, arithmetical generation algorithm, which cannot be the source of random 
numbers, as already recognized by J. von Neumann [31]. All these critical issues make the 
PRNG output easily susceptible to cryptoanalysis [11], [32], therefore ruling out PRNG as a 
good solution for security requirements in IoT devices [33]. 
Many of the PRNG drawbacks are solved by the true random number generator (TRNG), 




[34], [35]. The high unpredictability of TRNG provides superior entropy quality, leading to an 
enhanced reliability with respect to software-based RNGs [34], [25]. Various physical entropy 
sources were proposed and experimentally demonstrated for TRNG, like the random telegraph 
noise (RTN) in dielectrics [36], [37], stochastic quantum processes [35], stochastic spintronic 
phenomena [38], [39] and random fluctuations of transport and switching in memory devices 
[40], [41], [42]. 
Thanks to its maturity and ease of integration, the CMOS technology has been the 
technological platform for most hardware RNG to date [11], [36]. Various CMOS-based 
TRNGs were demonstrated by exploiting the noise in scaled MOSFET [36], the metastability 
at turn-on of the cross-coupled inverter pair constituting the core of static random-access 
memory (SRAM) [11], or the increased noise of dual drain MOSFET driving a voltage-
controlled oscillator (VCO) [43]. However, CMOS-type TRNGs might suffer from various 
drawbacks: for instance, the colored noise spectrum due to capture/emission events in 1/f noise 
results in a biased output bitstream, requiring considerable post-processing and consequent 
circuit overhead. Noise in CMOS devices also critically depends on environmental/process 
fluctuations, whose impact can be minimized only with entropy-tracking feedback loops [11], 
thus resulting in additional power consumption, circuit area and added complexity.  
On the other hand, alternative concepts based on emerging memory devices might 
enable ultra-small entropy source with high quality randomness, which makes these 
technologies very promising for TRNG. 
 
3. Stochastic memristive devices 
 
  The scenario of memory devices has seen a large diversification in the last 2 decades, 
as alternative storage concepts have been proposed and scrutinized for possible use in high-




storage, which relies on the physics of the constituent active materials [13] as opposed to the 
charge-based principles in flash memory [44] and conventional random access memory (RAM) 
like static RAM and dynamic RAM. Thanks to the specific physics and architecture, emerging 
memory devices show a better scalability with respect to flash memories [44], while featuring 
a performance which is closer to the CPU, thus enabling data-centric computing applications 
[45], [13]. Emerging memories thus appear promising as storage-class memory (SCM) concepts 
[45], [46], aiming at reducing the performance gap between memory and logic, also known as 
memory wall [47]. 
 Figure 2 illustrates the most mature memory concepts developed so far, including 
resistive switching random access memory (RRAM) [48], [49], [50], [51], phase change 
memory (PCM) [52], magneto-resistive random access memory (MRAM) [53], and 
ferroelectric random access memory (FeRAM) [54]. Each of them is based on its peculiar 
transport and switching mechanisms, although sharing the 2-terminal structure, where the 
application of suitable voltage pulses can change one or more properties of the active material. 
Emerging memories are sometimes related to the memristor concept, which was originally 
postulated by L. Chua [55] as the fourth missing circuit element, and later experimentally linked 
to the resistive switching devices [56]. 
The RRAM device (Figure 2a) consists of a metal-insulator-metal (MIM) structure, 
where a dielectric layer is sandwiched between two metallic electrodes, namely the top 
electrode (TE) and the bottom electrode (BE). The device is initialized by a forming operation, 
where the application of a voltage induces the soft dielectric breakdown, leading to the 
formation of localized defect-rich path, or conductive filament (CF) [51]. During forming, the 
current is limited by a compliance system, such as a series transistor to yield the one-
transistor/one-resistor (1T1R) structure [51]. Current limitation is essential to properly control 
the CF size and avoid the destructive breakdown of the dielectric layer. Conductivity is locally 




oxide devices (Ox-RAM) [57] or metallic cations migrating from the electrodes in conductive-
bridge devices (CBRAM) [58]. After the forming operation, the device shows a relatively low 
resistance thanks to the CF shunting the dielectric layer. This condition is referred to as low 
resistance state (LRS) of the RRAM. The CF can then be ruptured with the reset operation, 
which results in the high resistance state (HRS) of the RRAM. The LRS can be restored by a 
set operation, usually taking place at the opposite voltage with respect to the reset operation. 
The mechanisms for the reset and the set operations can be understood by the localized field-
driven migration of defects resulting in the opening and reformation of the CF [59]. The set and 
reset processes are illustrated in Figure 2b, showing an idealized current-voltage (I-V) 
characteristics for a bipolar RRAM. Here, a positive voltage applied to the TE gives rise to the 
set transition from HRS to LRS at a characteristic voltage Vset, while a negative voltage applied 
to the TE causes the reset transition from LRS to HRS at a characteristic voltage Vreset. The 
resistance window between the LRS and the HRS is typically at least one order of magnitude, 
but can reach 5 orders of magnitude with the adoption of high band gap dielectrics such as SiOx 
[60]. The compliance current IC during the set operation allows to control the LRS resistance 
according to R = VC/IC, where VC is a characteristic voltage generally lower than 1 V [61]. On 
the other hand, HRS modulation is achieved by controlling the maximum negative voltage 
along the reset sweep, namely the stop voltage Vstop [62]. 
In addition to the presented bipolar filamentary RRAM, other concepts of resistance switching 
devices were demonstrated. For example, in unipolar RRAM [14], [63], the set and reset 
transitions both take place at the same voltage polarity, i.e., either positive or negative voltage 
applied to the top electrode. This can be explained by the dominant role of the Joule heating in 
forming/dissolving the CF [64], [65]. Complementary switching, where the device can set and 
reset at both polarities have also been demonstrated [66]. Finally, non-filamentary RRAM 
devices were demonstrated, where the switching process is induced by the voltage-induced 




conductivity of a Schottky or tunneling barrier [67]. Thanks to the localized transport and 
switching, filamentary RRAM features an area-independent LRS resistance and reset current, 
as opposed to the area dependence of switching parameters for non-filamentary RRAM [68]. 
RRAM switching mechanism involves ionic migration induced by the voltage and the local 
Joule heating [59]. Because of the atomistic nature of the switching and the impact of the local 
microstructure, such as the presence of crystalline grain boundaries or grain orientation, the set 
and reset transitions are characterized by a significant random variation [69]. The properties of 
the CF can also undergo stochastic atomistic fluctuations such as defect relaxation and diffusion, 
which can cause significant variations of the programmed state with time [70], [71]. RRAM 
variations can give rise to both device-to-device (D2D) variability within a memory array or a 
wafer [72], and cycle-to-cycle (C2C) variability for the same device due to different defect 
configurations at each cycle. Such variations have an impact on all RRAM parameters, 
including the LRS and HRS resistance, the set voltage Vset, the reset voltage Vreset and the reset 
current Ireset [69]. 
RRAM devices are drawing considerable interest thanks to their ultra-fast and low current 
operation (below 1 ns with 15 µA pulses [73]), extremely high resistance window [60], area 
scalability, demonstrated in the lateral size range of 10 nm [74], and easy fabrication [62]. In 
addition, high endurance (108 cycles in SiOx-based device [60] and 1012 in Ta2O5−x/TaO2−x-
based [75]) and high-temperature retention [62] have been demonstrated. This is stimulating an 
intense industrial research and development towards embedded and standalone RRAM, with 
several memory prototypes reported at 2x nm technology [76], [77], [78], and also embedded 
in microcontrollers [79]. 
Figure 2c schematically illustrates a PCM device, where the active switching material is a 
chalcogenide phase-change material, typically consisting in a ternary alloy of Ge, Sb and Te, 
such as Ge2Sb2Te5 [80]. A phase-change material exists in two solid states having different 




properties [52]. While the crystalline state is stable, the amorphous state is metastable, as it can 
remain unchanged over long periods of time, for example ten years at moderately high 
temperature, thus providing the basis for a non-volatile memory effect [13]. Figure 2d shows 
the programming characteristic of the PCM, namely the device resistance R measured after the 
application of a pulsed voltage V. Starting from the amorphous state, the application of a pulse 
with relatively low amplitude V induces Joule heating and consequent crystallization of the 
amorphous region. The application of a pulse with higher V causes the melting of the active 
region, followed by sudden freezing into the amorphous phase. The two phases are 
characterized by different band structure and resistivity. In particular, the crystalline phase 
shows low resistance due to the Fermi level being close to the valence band edge, thus causing 
a large concentration of carriers [52]. The amorphous phase is instead characterized by a 
relatively high resistance due to Fermi level being pinned at mid-gap [81], [82], [83]. 
A typical PCM cell has a mushroom shape (Figure 2c), consisting of a pillar-like bottom 
electrode, confining the current and Joule heating, and a hemispherical amorphous region. Cell 
architecture optimization showed that pore-like PCM cells are more energy efficient and more 
scalable with respect to mushroom cells thanks to an improved heat and current confinement 
[84]. Despite the bulk-type switching, as opposed to filamentary switching in RRAM, the PCM 
also suffers from variability effects, which make them relevant from a stochastic device 
viewpoint. The threshold switching phenomenon, namely the electronic transition from the off-
state to the on-state in the amorphous phase, exhibits cycle-to-cycle variation in the same device, 
which can be characterized by either the distribution of threshold voltage for a given ramp rate, 
or the delay time for switching at a given applied voltage [85]. This can be explained by the 
dominant role of noise in triggering the threshold switching, as well as by stochastic variations 
in the amorphous region properties, such as the amorphous layer thickness and the position of 
Poole-Frenkel sites for carrier transport [86]. The amorphous phase also shows variations in the 




these variations contribute to make PCM a key enabling technology for stochastic computing 
primitives.  
PCM looks particularly promising thanks to its technological maturity and strong 
performances, demonstrating sub-100 ns switching speed and more than 109 cycling endurance 
[89]. Device scaling has reached the tens of nm range, while achieving sub-10 nm cell size still 
requires additional research [90]. In recent years, 8 Gb prototypes were reported in the 20 nm 
technology [91] while the  3D crosspoint structures has been presented [90], [92].  
Figure 2e shows the magnetic tunnel junction (MTJ), which is the fundamental building 
block for MRAM devices. The MTJ consists of a MIM stack, comprising two electrodes of 
ferromagnetic (FM) material, usually CoFeB, separated by a thin tunneling layer of dielectric 
material, usually MgO. Of the two FM layers, one is referred to as the pinned layer (PL), as its 
magnetic polarization is fixed, whereas the other is called free layer (FL), as the magnetic 
polarization can be switched in either direction. This leads to the existence of two polarization 
states, namely the parallel (P) state, where the two FM layers have the same magnetic 
polarization orientation, and the antiparallel (AP) state, where the two FM layers have opposite 
orientation. The two memory states correspond to two different resistive states due to the 
magnetoresistive effect [93], with the P- and AP-states characterized by a relatively low and 
high resistance, respectively. Switching between the two states takes place either by the direct 
application of a magnetic field in Toggle-MRAM [94] or by the spin-transfer torque (STT) 
effect, which was theoretically predicted [95], [96] and later experimentally demonstrated [97], 
[98], [99]. STT-based MRAM has become largely popular as storage class memory and 
possible SRAM replacement, thanks to the fast switching (below 1 ns), the extended endurance 
(larger than 1015 cycles) and the good area scaling trend, demonstrated to the 11 nm node [100]. 
Interest in the STT-MRAM has considerably increased after the demonstration of perpendicular 
spin-transfer torque (p-STT), where the magnetic polarization of the two FM layers is 




time, hence lower power and improved scalability [101], [102] with respect to the in-plane 
concept (i-STT) [103].  
Figure 2f shows a typical R-V curve for a STT-MRAM, indicating the two states and the 
corresponding switching transitions. The set transition from AP- to P-state takes place by the 
electrons tunneling from the PL, where their spin is polarized, to the FL, whose magnetic 
polarization is rotated by momentum conservation [95], [96], [104]. The reset transition, namely 
from P- to AP-state, takes place with the application of a current of opposite polarity. The 
relative change of the measured resistance is called tunnel magnetoresistance (TMR) and is 
typically around 200% for state-of-the-art MTJ [105]. Perpendicular STT magnetic memories 
are gaining considerable interest due to their fast switching [106], non-volatile states, high 
endurance [107], CMOS compatibility and low current operation [100]. Note that 
magnetization switching in MTJ depends on the interaction of the FL with random thermal 
fluctuations, thus STT-MRAM set/reset processes are inherently affected by stochastic 
variations [108]. Physical stochasticity of switching can indeed be leveraged for TRNG and 
other stochastic primitives based on STT-MRAM. 
Endurance in STT-MRAM devices is generally limited by the dielectric breakdown of the 
tunnel layer, as a result of the repeated pulses inducing an electrical stress and a consequent 
degradation [107]. To improve the cycling reliability and achieve virtually unlimited endurance, 
the spin-orbit torque (SOT) MRAM has been proposed. The building block of SOT-MRAM 
devices is still the MTJ of Fig. 2e, although the switching between P and AP states is induced 
by an in-plane current flowing in a heavy metal (HM) metallization underneath the FL [109]. 
By decoupling the programming and read paths, the endurance can be largely improved, while 
maintaining all benefits of random MTJ switching for stochastic primitives [110], [111]. 
Recently, a 7 Mb prototype of embedded STT-MRAM with 22 nm technology has been 




Figure 2g shows a FERAM, which relies on a MIM structure including a ferroelectric (FE) 
layer sandwiched between 2 electrodes [113]. The polarization of the FE layer can be oriented 
by the application of a voltage to the MIM stack. Figure 2h shows the typical polarization-
voltage (P-V) characteristic of a FERAM device, indicating that an applied positive voltage 
sweep results in the permanent polarization with remnant polarization +Pr, while a negative 
sweep results in a permanent remnant polarization -Pr. In both cases, the microscopic dipole 
within the FE layer can be switched only above a characteristic coercive voltage Vc. While the 
polarization switching can be sensed by a transient displacement current, there is generally no 
variation of resistance of the FERAM, which therefore cannot be used as a resistive memory 
similar to other memory concepts in Figure 2. Typical FE materials for implementation in 
FERAM technology are PbZrTiO3 (PZT) [114], BiSrTiO3 (BST) [115] and doped HfO2 [116], 
the latter raising intense interest due to the large relevance of HfO2 as a CMOS compatible 
material, extensively adopted as gate dielectric and RRAM material.  
The ferroelectric field-effect transistor (FEFET) is a MOS transistor where the gate 
dielectric is replaced by a FE layer [117]. A change in the polarization of the FE layer thus 
results in a shift of the threshold voltage for channel inversion, where a positive gate voltage 
sweep induces a decrease of the threshold voltage, whereas a negative voltage sweep causes a 
threshold voltage increase. Note that this threshold voltage variation is opposite to the typical 
effect induced by electron trapping and detrapping at interface and border traps in n-type 
transistors. Although the FEFET structure has three terminals, it has the advantage that a 
polarization change can be directly sensed as a change in channel conductance, thus enabling 
readout by non-destructive current sensing. The FEFET structure is also suitable for high 
density NAND memories with 3D structure [118], integration with 28 nm CMOS technology 
[119], and multilevel programming using individual FE domains [120]. 
Although the physical mechanisms of switching and transport in RRAM, PCM, MRAM 




intrinsic stochastic variations of resistance level and switching parameters. While such 
variations are critical issues for memory applications [72], stochastic phenomena can serve as 
the physical source of entropy that is needed for hardware security and stochastic computing 
primitives. Table 1 provides an overview and a comparison of the figures of merit for the 
different stochastic memory devices, such as cell size, multi-bit capability, cycling endurance, 
write/read timings and power consumption. 
 
4. TRNG concepts 
 
The generation of random bits using memory devices must rely on a stochastic 
physical mechanism of transport and/or switching. The most characteristic entropy source of 
conventional CMOS-based TRNG circuits is thermal noise, which can be amplified and 
digitalized to generate true random bits [34]. Other sources include the clock jitter in an 
oscillator ring [121], [122] and the threshold voltage mismatch in a digital latch [11], [123]. 
While these TRNG circuits can take advantage of the easy integration with CMOS 
technology, the circuit size is generally large, involving e.g., oscillators with several stages, 
and digital circuits with several transistors. For example, a TRNG based on the noise of scaled 
MOSFET [36], is characterized by 9000 µm2 area and a 0.25 nJ/bit energy consumption, 
while the best-in-class TRNG CMOS solution proposed by Intel features a 4004 µm2 at 2.9 
pJ/bit energy consumption. The circuit size and power consumption can be strongly reduced 
by adopting memory devices, where the physics is inherently stochastic for what concern 
transport and set/reset switching, the latter resulting in variations in switching time, switching 
voltage, and even in the parameters of the device final state after switching. 
 




Stochastic fluctuations in bistable defects within a resistive memory, such as a RRAM 
in either LRS or HRS, can lead to a large current fluctuation between two random current levels, 
called random telegraph noise (RTN) [124]. Figure 3a shows the measured current for a RRAM 
in LRS, indicating RTN current fluctuations. RTN can be attributed to the modification of the 
charge state of a bistable defect close to the CF, e.g. due to electron trapping/detrapping 
combined with a structural relaxation of the defect [70]. The negatively-charged site can thus 
modify the carrier concentration close to the defect, causing a depletion of conduction electrons 
and a consequent macroscopic change of the measured current [70]. This situation is shown in 
Figure 3b, where a CF with simplified cylindrical geometry is locally depleted from carriers by 
a surface electron trap fluctuating between a neutral and a negatively charged state. The relative 
impact of a single defect on the measured current increases as the filamentary path of the LRS 
becomes smaller, leading to an increased relative amplitude ∆I/I, where DI is the difference 
between the high and low current levels and I is their average value [124]. Figure 3c shows 
electrostatic simulations of the electron carrier density within the CF in the presence of a 
negatively charged defect at the surface of the CF. Coulombic repulsion can result in a partial 
depletion for a large CF size (f = 7 nm), or in a full depletion for a small CF size (f = 1.6 nm), 
corresponding to a small or large relative RTN amplitude ΔI/I, respectively [70]. A similar 
effect is the RTN affecting the channel current in a MOSFET, arising from the fluctuation of a 
charge state of an oxide defect [125]. 
To understand the impact of RTN on device behavior, Figure 3a shows the experimental 
current voltage (I-V) characteristics for a RRAM device with HfOx switching layer. The current 
trace was measured during a negative sweep with the device in the LRS, showing clear RTN 
discrete transitions. The rate of RTN transitions increases with Vread, suggesting a voltage-
accelerated bistable switching process. This phenomenon is presented in Figure 3d with 
constant-voltage measurements of current as a function of time. Here, the average switching 




for Vread = 50, 200 and 350 mV. Conversely, the times for the current to switch from the high 
to the low value (∆tON) or vice versa (∆tOFF) decrease with Vread. Figure 3d shows finite-element 
method (FEM) numerical simulations of RTN, indicating the same voltage-dependent behavior 
as experimental data [70]. The voltage dependence of RTN can be explained by the effect of 
Joule heating in accelerating RTN fluctuation, which is a thermally-activated transition between 
two metastable states of the defect. Similarly, RTN can be accelerated at high ambient 
temperature [70]. 
While RTN is associated to the stochastic fluctuations of an individual defect, the 
activation of more defects leads to 1/ƒß noise spectrum of the RRAM read current. This type of 
noise can thus be explained by multi-trap capture and emission events in defects, such as oxygen 
vacancies, within the CF of the LRS or within the localized conduction path in the HRS [71]. 
Figure 3e shows the measured read current Iread of a RRAM cell in the LRS with average 
resistance R = 10 kΩ measured with a biasing voltage Vread = 10 mV. Current fluctuations due 
to the 1/ƒ noise result in an increasing relative standard deviation σI/<Iread>, where <Iread> is the 
average value of Iread at any time t, while σI is the corresponding standard deviation (Figure 3e). 
The relative standard deviation σI/I increases with time due to the increasing contribution of 
low frequency noise typical of 1/f noise [71]. Figure 3f shows the power spectral density (PSD) 
of the current SI, for both measured and calculated current traces, evidencing a 1/ƒ behavior. 
Due to the prominence of RTN and 1/f noise in RRAM devices, TRNGs based on noise 
entropy source were explored in the recent years, e.g., adopting RTN as entropy source for 
RRAM-based TRNG. Figure 4a shows the typical circuit architecture of a TRNG which relies 
on RTN in a RRAM device [37]. A contact-resistive random-access memory (CRRAM), 
integrated on top of the drain contact of a MOS transistor, is used as the stochastic device for 
the TRNG. The resulting 1T1R circuit is biased at a voltage VR, thus each RTN fluctuation 
across the CRRAM device causes a fluctuation of the drain voltage VD because of the voltage 




random output, as shown in Figure 4b. Sampling the comparator output at discrete times with 
a clock frequency fCLK leads to a random digital bitstream, provided that fCLK << fRTN, where 
fRTN is the average rate of RTN fluctuations. 
Although the scheme in Figure 4 is relatively simple, it also has few practical issues 
related to both circuit and the entropy harvesting concept. First, the circuit has a relatively large 
area, namely 2400 F2 in 65 nm technology, i.e. 10 µm2 [37]. Most importantly, the RTN 
amplitude, rate and uniformity in the RRAM device is typically difficult to control and predict. 
In general, a good RNG should provide an unbiased output, which has equal 50% probability 
of generating either a “0” or a “1”. Considering the described entropy extraction technique 
based on RTN phenomena, an unbiased RNG is attained only if the measured RTN signal 
remains at the high value for 50% of the observation time, and at the low value for the other 
50%. Also, as previously described, RTN is affected by temperature and voltage, which might 
make the entropy source unstable in time. In addition, the amplitude of the RTN signal should 
be large enough to be distinguished by the integrated comparator, while the reference level Vref 
needs to be precisely adjusted to the specific RTN signal, which depends on the resistance value 
and on the fluctuations level. An unbalanced output bitstream, i.e. a non-uniformity of the 
“0”/“1” probability, can be compensated with digital post-processing, such as the von Neumann 
algorithm [31] or cascaded XOR gates [21]. However, such post-processing circuits generally 
occupy additional area and consume extra energy [25]. 
To overcome these difficulties, Figure 5a shows a circuit to harvest 1/ƒ noise for TRNG 
[40]. In this concept, the noisy current trace is sampled at t and t+∆t, then the difference of the 
two sampled currents ∆I = I(t+Dt) – I(t) is compared to 0. Finally, the random bit value is 
assigned to 0 or 1 depending on ∆I being either positive or negative, respectively. With respect 
to the RTN scheme of TRNG, this differential scheme features both a reduced area of 0.256 
µm2 (or 160 F2 in 40 nm technology) and a low bias in the probability of extracting a “0” or a 




circuit design (Figure 5b) allows for a precise extraction of the current value using a timing 
sense amplifier (TSA) and a resistance-to-time converter (RTC) [126], while the parallel 
configuration of multiple devices enables up to 32 Mbps operation, with a 0.04 nJ/bit energy 
efficiency. Test results in Figure 5c show a minimum entropy higher than 0.999 over a broad 
range of temperature (– 40 < T[°C] < 120) and supply voltage VDD. The good performance of 
this differential scheme is further demonstrated by the P-value, namely a figure-of-merit (FOM) 
for randomness of the random bit stream, for 1000 groups of 1 Mb bitstream for the bit 
frequency SP-800-22 statistical test specified by the National Institute for Standards and 
Technology (NIST) [127] (Figure 5d). 
 
4.2. Stochastic delay time 
Noise-based entropy sources are fundamentally limited by the amplitude and frequency 
unpredictability. To improve the controllability of TRNG, the stochastic properties of switching, 
such as delay time and voltage, can be used as entropy source. Figure 6a is a conceptual sketch 
for stochastic delay time in RRAM, where a square voltage pulse is applied to a device in the 
HRS. If the applied voltage is comparable to Vset, then a set transition from the HRS to the LRS 
takes place after a certain delay time tD, marked by the read current increasing from IHRS to ILRS. 
Also, tD decreases for increasing applied voltage [59]. Repeated experiments on the same device 
indicate that tD is subject to a large statistical variation from cycle to cycle, as schematically 
shown in Figure 6a. The stochastic behavior of tD is a consequence of the ion migration in 
RRAM being dependent on the local microstructure and atomistic migration of ions [71]. The 
delay time tD typically shows a Poissonian distribution P(tD) = 1/τ exp (-tD/τ), where τ is the 
characteristic time constant for the set transition. This can be explained by the set transition 
being a thermally-activated process to overcome an energy barrier EA which controls the time 
constant according to the Arrhenius law τ = τ0 exp (EA/kT), where τ0 is a constant, k is the 




distributions in Figure 6 for increasing voltages 2.6 V (b), 3.2 V (c) and 3.6 V (d) applied to a 
device in the HRS [129]. The time constant τ can be obtained by fitting the data to an 
exponential function and is shown in Figure 6e as a function of the applied voltage. The 
exponentially decreasing t reflects the voltage-induced lowering of the effective energy barrier 
EA, [130], [59]. These data highlight that, although the single switching event is stochastic, the 
switching delay time distribution can be predicted and controlled by the applied voltage [131], 
[129]. 
Figure 7a shows a TRNG circuit where the entropy source is the stochastic switching 
time in a RRAM device with Ag TE and Ag-doped SiO2 dielectric layer [132]. In this type of 
devices, the Ag migration from the TE results in the formation of an unstable CF, which decays 
soon after the set transition with a retention time ranging from few µs to few ms [133], [134], 
[135], [136]. The volatile behavior is the result of the large diffusivity of Ag combined with the 
mechanical compressive stress in the dielectric layer [137] and the tendency to minimize the 
surface to volume ratio of the CF [134], [138]. In the circuit of Figure 7a, the volatile RRAM 
device is connected with a series resistance in a voltage divider configuration. Figure 7b shows 
a TRNG cycle, where the application of a voltage pulse V1 (1) causes a set transition in the 
RRAM device after a stochastic delay time tD, which causes the voltage V2 across the series 
resistance to increase above the reference voltage Vref (2) and the comparator output to switch 
to a high voltage V3 (3). The stochastic time tD is then compared with the clock period TCLK (4) 
by a AND gate, yielding the pulse train V5 (5), which is in turn measured by the counter in units 
of the clock period TCLK (6). Based on the stochastic tD being either an even or odd number of 
clock periods, a random bit 0 or 1 is assigned.  
A nonvolatile RRAM could be used in this concept as well, although a reset pulse would 
be needed to re-initialize the device to the HRS at the beginning of a new cycle, thus increasing 
power consumption and complexity with respect to the volatile RRAM in Fig. 7. On the other 




namely, the delay time should be significantly larger than the clock period and significantly 
shorter than the pulse width of V1. This requirement usually introduces complicated probability 
tracking techniques [139]. 
To overcome the difficult device biasing scheme, devices with stochastic switching 
irrespective of the external biasing should be developed. An example of bias-independent 
random switching device is the superparamagnetic tunnel junction, sketched in Figure 8a. The 
device structure is similar to the MTJ stack of Fig. 2e, as it displays two stable magnetic states, 
P and AP, corresponding to low and high resistance, respectively. These two stable states are 
usually interpreted within the energy potential profile of Figure 8b, where P and AP states are 
metastable states separated by an energy barrier of amplitude DE dictated by the magnetic 
anisotropy. In a non-volatile MRAM, the FL geometry and its interface with the MgO are 
engineered in order to guarantee high perpendicular magnetic anisotropy (PMA), resulting in a 
large DE >> kT [100]. As a result, the FL magnetic state is stable at room temperature, and can 
switch to the opposite magnetization only under an external perturbation, such as a current pulse 
for STT-MRAM [21], [100]. On the other hand, the FL lateral dimension in a 
superparamagnetic tunnel junction is relatively small, thus resulting in the energy barrier being 
of the order of kT [21]. As a result, the FL magnetization spontaneously switches between the 
two stable states due to the enhanced sensitivity to thermal fluctuations [140], [141].  
Figure 8c shows the time evolution of the MTJ resistance under a sensing current of 
10 µA, which induces a negligible perturbation on the FL magnetization [108], while 
maximizing the junction lifetime thanks to the reduced stress on the dielectric [107]. The 
resistance changes with time by random abrupt transitions between the two resistance levels, 
corresponding to the two stable magnetic states of the FL. Figure 8c also shows a digitalized 
version of the same signal, which is obtained with a comparator. Figure 8d reports the 
histograms for the distribution of the transition times from AP state to P state and vice versa. 




governs the spontaneous switching process. Such random behavior can be used as entropy 
source for a TRNG, where random bits can be assigned by sampling the voltage across the 
device at constant frequency [21].  
Note that in order to obtain an unbiased random bitstream with 50% “0”/”1” probability, 
the distributions of the transition times should be exactly the same. However, Figure 8d 
indicates that the device spends more time in the P state, which was explained by the stray field 
induced by the PL on the FL, thus making the P-state more energy favorable [142]. Post-
processing of the random bit stream can be used for eliminating the bias, although with an 
increased area and energy consumption.  
More in general, extracting entropy from the stochastic switching time can be difficult 
due to its sensitivity to device parameters and process variations, requiring a probability 
tracking of the applied voltage for every TRNG on the same chip, or in separated chips [143]. 
 
4.3. Stochastic switching voltage 
The stochastic switching voltage can also be used as fundamental entropy source in 
TRNG. In this concept, instead of measuring the delay time for a switching transition, one can 
monitor the device for a fixed amount of time, with the switching probability becoming the 
entropy source. This approach is based on the cycle-to-cycle variability of resistive switching 
devices, which demonstrate a distribution of switching voltages during repeated current-voltage 
measurements. For instance, considering the distribution of the set transition voltage, the 
application of an average set voltage <Vset> to the device in the HRS induces a set transition 
with 50% probability. As a result, the device resistance measured after the application of a 
random set pulse of voltage <Vset> shows a bimodal distribution, where the two sub-
distributions refer to LRS and HRS. The random bitstream can thus be generated by assigning 




The concept of voltage-based TRNG is illustrated in Figure 9a, showing the measured 
I-V characteristics for a bipolar RRAM device during six set/reset consecutive cycles [41]. All 
the switching parameters, such as LRS and HRS resistance values and the set/reset switching 
voltages show a significant cycle-to-cycle variability, explained by the random process of 
formation and disruption of the CF at the microscopic level [69]. 
The characterization of the random set transition is performed with the sequence of 
triangular pulses in Figure 9b, including: (1) a positive set pulse to deterministically initialize 
the device in LRS, (2) a negative reset pulse with a stop voltage Vstop to induce transition to the 
HRS, (3) a positive random set pulse, with amplitude VA = <Vset> to stochastically induce a set 
event, and finally (4) a read pulse to measure the cell resistance after the random set. Figure 9c 
shows the resulting resistance distribution for a random set experiment with VA = <Vset> = 
1.6 V. The data indicate a bimodal distribution, with sub-distributions corresponding to LRS 
around R ≈ 12 kΩ and to HRS above 100 kΩ. The origin of the bimodal distribution is clarified 
by Figure 9d, showing three possible I-V characteristics behaviors during the random set pulse, 
corresponding to state A, B and C in Figure 9c. Case A corresponds to a cycle where the Vset 
was higher than the applied VA, thus no set transition took place and the measured resistance 
was still in the HRS sub-distribution of Figure 9c. Case C corresponds instead to a cycle where 
the Vset was lower with respect to VA, thus allowing a set transition controlled by the compliance 
current IC = 50 µA fixed by the series MOS transistor. Therefore, the device was found in the 
LRS sub-distribution in Figure 9c. Finally, case B corresponds to an applied VA very close to 
Vset, where the device was able to start the set transition, but not to complete it within the pulse 
time. This condition results in an intermediate state between LRS and HRS, associated to the 
small transition region of intermediate resistance between LRS and HRS in Figure 9c. From a 
practical point of view, the occurrence of intermediate case B, i.e. the population of the flat 




or by using a specifically engineered shape (for example, a saw-tooth shape with an abrupt drop 
after reaching VA) [41]. 
The absence of memory effect in the entropy harvesting process is a key requirement in 
evaluating a specific TRNG implementation. To test the absence of memory effects and the 
time uniformity of the entropy source, Figure 10a shows the measured resistance for 500 
random set cycles, evidencing a stable bimodal behavior [41]. Figure 10b shows the correlation 
plot of the device resistance R after cycle i+1 as a function of the resistance after cycle i for all 
the cycles in Figure 10a, indicating four distinct regions for the cell being in the same state 
(LRS and HRS, for “00” and “11” respectively) or in different state during two consecutive 
cycles. Figure 10c shows the corresponding histogram representation for the four populations 
in Fig. 10b, evidencing balanced distributions around 25%. This supports the absence of 
correlation between two consecutive cycles and the true physical randomness of the random bit 
stream. 
To guarantee a proper TRNG operation, a digitalization of the analogue output values 
is usually desired. This can be achieved by means of a positive-feedback regeneration circuit, 
such as a comparator [37]. Given the large resistance window between HRS and LRS in RRAM 
devices, a simple CMOS inverter can be used for digitalization instead of a larger analogue 
comparator, which would be instead needed for digitalization in RTN-based TRNG [37], [41]. 
To demonstrate the operation of the complete system, comprising a 1T1R RRAM-cell as 
entropy source and a CMOS inverter as a second stage, Figure 10d shows the distributions of 
measured and calculated resistance, while Figure 10e shows the distribution of output voltage 
of the digitalization stage. Despite the circuit simplicity, the high uniformity of the generated 
random bits can be obtained only if the applied voltage exactly matches <Vset>. This requires a 
preliminary probability tracking procedure resulting in a significant overhead in terms of 




Voltage-based TRNG can also be implemented with other memory devices showing 
stochastic switching properties, such as the STT-MRAM in Figure 11 [143], [144]. The TRNG 
concept is illustrated in Figure 11a: first, the device is initialized in the AP state by a reset pulse, 
then the memory cell is perturbed by applying a voltage signal with amplitude and pulse width 
corresponding to the 50% switching probability, which can be tracked by accurate device 
characterization as shown in the contour plot of the switching probability in Figure 11b. After 
the perturbation, the device can randomly fall in either P or AP state with equal 50% probability. 
Figure 11c shows the shape of the applied pulse, including initial reset, perturb and final read 
phase [145]. A modification of this algorithm introduced a conditional perturb scheme which 
applies either a positive or a negative voltage perturb pulse depending on the previous MTJ 
state being AP or P, respectively [143]. Avoiding the initialization step, this concept features 
an improved MTJ endurance and power consumption per generated bit [143]. However, the 
perturbation concept shares the same drawback of the RRAM-based TRNG in Figs. 9 and 10, 
namely, the need for a probability tracking scheme to precisely tune the perturb signal and 
guarantee a 50% switching probability.  
 
4.4. Differential schemes 
To overcome the need for probability tracking in time- or voltage-based TRNG, 
differential schemes offer a promising solution that can be implemented with either RRAM [42] 
and STT-MRAM [139]. In these TRNG concepts, high quality entropy is obtained by the 
comparison of two resistive switching devices [42] or the same device in two consecutive cycles 
[139]. Figure 12a shows a parallel-set TRNG circuit, which comprises two RRAM devices P 
and Q in parallel configuration, both connected to a common select transistor where the drain 
terminal is connected to the input node of a digital comparator [42]. Figure 12b shows the 
applied waveform sequence for a TRNG cycle, including 1) an independent reset of P and Q, 




a differential read performed by the application of a voltage 2*Vread across the two devices, 
while the transistor is in the off state (i.e. Vgate = 0 V). The application of a positive voltage 
across the one-transistor/two-resistor (1T2R) structure in Figure 12a causes the set transition to 
take place randomly in one of the two RRAM only. In fact, as the first cell starts the transition 
from the HRS to the LRS, the voltage across both RRAMs decreases due to the voltage divider 
with the series transistor, thus preventing any set transition to happen in the second RRAM 
device. In this TRNG scheme, the cycle-to-cycle variability of Vset plays the role of entropy 
source. To demonstrate the operation of this concept, Figure 12c shows the cycle-to-cycle 
output values of Vout and Vout2, namely the transistor drain voltage and the comparator output, 
respectively, while Figure 12d shows their corresponding probability distributions.  
Similar to the parallel set, where the parameter Vset is compared in the differential pair, 
other configurations are also possible, such as parallel reset and series reset configuration [42]. 
In general, the parallel set transition appears as the most promising approach, given the abrupt 
dynamics of the set transition as opposed to the more gradual reset event. The abrupt set 
transition is explained by the physical positive feedback characterizing the filament growth 
process, where the first initiation of the CF induces an increase of the local Joule heating, hereby 
accelerating the further growth of the filament [69]. This highlights the direct impact of the 
physics of the entropy-generating process on the performance of the specific TRNG. 
A typical drawback of the differential pair approach is the assumption that cycle-to-
cycle variation dominates over the cell-to-cell variation, which is not valid in general [146]. In 
presence of a large mismatch between the two cells in the differential pairs, e.g., where one cell 
systematically displays a lower Vset than the other cell, the TRNG might show deviations from 
the uniform behavior, leading to a biased output. Although this might be acceptable for PUF 
applications, where the random unique key has to be generated only once in the lifetime of the 




To prevent cell-to-cell mismatch in the differential TRNG concept, the random bit can 
be obtained by comparing two consequent switching cycles in the same device, instead of the 
same cycle in two distinct devices [139]. This is highlighted in Figure 13, which shows the 
applied voltage waveform and the corresponding device current during two consecutive 
set/reset cycles [139]. The waveform was applied to a perpendicular STT-MRAM device with 
CoFeB FM layers and MgO tunnel barrier [147]. Positive and negative triangular pulses are 
applied to induce stochastic set and reset events, respectively. Both pulses have a pulse duration 
of 1 µs, although the concept can be scaled to shorter pulse-widths, thanks to the fast switching 
of STT-MRAM. The stochastic switching is evidenced by the different set and reset voltages 
in cycles n–1 and n, resulting in different current waveforms between the two cycles. The same 
concept was also demonstrated with applied rectangular voltage pulses, where the stochastic 
switching is evidenced by the different switching delay time between the two different cycles. 
As a result, the same TRNG scheme can adopt either the stochastic distribution of switching 
voltage or the stochastic distribution of switching time as entropy source [139]. Figure 13b 
shows the probability distribution of the integrated current Qn = ∫idt, with i being the device 
current response, while Figure 13c shows the corresponding distribution of the difference ∆Qn 
= Qn - Qn-1. Given the highly symmetric distribution of ∆Qn, the latter is chosen as the statistical 
variable for random bit generation, where a random bit value 0 or 1 is assigned for ∆Qn < 0 or 
∆Qn > 0, respectively [139]. 
In general, TRNG schemes require whitening methodologies, like the Von Neumann 
algorithm [143] or the XOR operation [21], to achieve an unbiased bitstream. On the other hand, 
the concept described in Figure 13 demonstrated good performance against the standard 
statistical test of the National Institute for Standards and Technology (NIST) even without any 
whitening process to improve the data uniformity [139]. The triangular pulse in Figure 13 leads 
to improved results compared to the rectangular pulse, as the latter needs to be tuned to a 




applied voltage dependence of the switching parameters tD and Vset (or their equivalent 
parameters for the reset transition) for rectangular and triangular pulses. Considering the 
temperature- and voltage-activated Poissonian process for STT switching, in the case of a 
rectangular pulse, the delay time for the set transition tD can be written as [148]:  
tD =τ0exp(∆(1− V/V0)),        (1) 
where V0 and τ0 are constant, V is the applied voltage, and ∆ is the thermal stability factor. 
Given the exponential dependence in Equation (1), only a narrow window of voltages 
corresponds to a switching time comparable to the applied pulse width tP. On the other hand, 
the set voltage under a triangular pulse, where the applied voltage is ramped according to 
V(t) = 2*VA*t/tP, can be estimated from the integrated switching probability reaching 1, namely ∫ 𝑡#$%&'()* 𝑑𝑡, where tset = tPVset/(2VA) is the time for the set transition and tD is defined by 
Equation (1). Thus, the set voltage Vset under a triangular pulse is given by [149], [128]:  𝑉-.& ≈ 𝑉* 0&123&421 5,        (2) 
indicating a logarithmic dependence of Vset on the maximum applied voltage VA. Owing to the 
different voltage dependence in Equations (1) and (2), a time-based approach (i.e. the 
rectangular pulse in this concept) requires probability tracking for optimal performance, while 
the triangular pulse approach displays a reduced sensitivity to external bias. As a result, the 
triangular pulse approach is also more robust against security threats such as the application of 
an external magnetic field or a temperature variation (e.g. induced by an external laser [23]) 
which would affect the switching voltage. 
 Table 2 summarizes the TRNG concepts presented in Section 4, describing the different 
technologies and the corresponding performances in terms of probability tracking and post-
processing requirements. Specifically, there are obvious advantages in terms of area, energy 
consumption and absence of whitening/post-processing algorithm in most concepts are clear 





5. Physical unclonable function (PUF) for chip authentication  
 Secret information transmission with classical mathematical cryptography has relied on 
sufficiently hard-to-break algorithms (i.e. the “lock”) and secret keys since its inception [150]. 
While secret key generation can be efficiently performed by TRNG, secret key storage typically 
involves a relatively large area occupation and power consumption, since it usually relies on 
nonvolatile electrically erasable read-only memory (EEPROM) or a battery-backed static 
random-access memory (SRAM). In resource-constrained environments, such as low-power 
IoT devices, securely storing secret keys with low energy consumption is becoming an 
increasingly difficult task [151]. In addition, emerging attack techniques like data tampering 
and side-channel attacks constitute severe security threats [152], [23]. This has led to an intense 
research interest for hardware-intrinsic security primitives where secret key storage is not in the 
digital memory. 
 In this scenario, stochastic memory devices enabling physical unclonable function 
(PUF) are a promising solution. A PUF is a physical system that statistically maps an input 
digital word to an output one through a secret key depending on an intrinsically stochastic 
property of the chip, e.g. the silicon process variation or the inherent physical variability of 
device parameters [6]. Note that in general the physical mapping implemented by the hardware 
is extremely difficult and prohibitively expensive to characterize and reproduce, guaranteeing 
the high security of PUF systems. These properties make PUF an excellent scheme to uniquely 
identify either a component or a circuit, thus acting as an electronic fingerprint and enabling 
hardware authentication and preventing IC counterfeiting [15]. 
The operation of a PUF system is schematically shown in Figure 14, where PUF is 
represented as a black box that for each input challenge c returns an output response r = ƒ(c), 
with ƒ describing the unique internal physical characteristics of the PUF. A specific PUF 




and recorded by a central verification authority to be used later. Typically, the device P where 
a PUF is installed is delivered through a trusted supply chain or environment to prevent 
counterfeiting. Once deployed to the final user of P, the central authority can verify the 
authenticity of the device P by simply checking whether the response r’i to a specific challenge 
ci corresponds to the previously recorded response ri (Figure 14). This hardware authentication 
technique can also prevent any unauthorized overproduction of a particular device from the 
manufacturer [15].  
The classification of PUF systems is based on the number of unique CRPs, which 
defines two main categories, namely (i) the weak PUF, which only supports a limited set of 
CRPs, and (ii) the strong PUF, with a large set of CRPs [6]. The number of available CRPs 
increases linearly or polynomially with the number of basic cells, i.e. with the number of 
building blocks forming the PUF systems [24], while it increases exponentially in a strong PUF 
[15]. The weak PUF is also referred to as physically obfuscated key (POK), since it is mostly 
used for the generation and storage of cryptographic keys [153], [154].  
Digital static random access memory (SRAM) offers one of the most common 
implementation of the PUF circuit exploiting the metastable states of cross-coupled inverters 
[123]. In fact, the response bit from each inverter pair addressed by the challenge is determined 
by which of the two nominally equal-sized inverters reaches the tri-state point faster. Memory-
based PUFs are relatively easy to design even with low area overhead, although they are 
typically weak PUFs (POKs), since their CRP space is limited by the available memory capacity 
[155]. As a result, their CRP set can be completely explored within a polynomial measurement 
time, compromising their use for authentication. On the other hand, strong PUFs are practically 
immune to brute-force attacks, thanks to their large CRP set [15]. 
Although there is no general metric to certify a PUF system in terms of security properties, 




• Reliability: A PUF should always give the same response to a given challenge over a 
wide range of operating conditions (voltage, temperature etc.)  
• Unpredictability: The PUF response to an arbitrary challenge should not be predicted 
based on either the CRPs of another PUF or from the previous CRPs of the same PUF.  
• Unclonability: The CRP mapping of a PUF cannot be physically or mathematically 
cloned, even for the original manufacturer of the PUF.  
• Physical Unbreakability: Any physical attempt to maliciously modify the PUF should 
result in a malfunction or a permanent damage of the chip. 
Even though PUF systems are extremely promising for low-cost chip authentication, they 
should be strong enough against emerging attacks aiming at building a model of the PUF. Such 
kind of attacks try to break the PUF security by developing a model of the specific PUF instance 
based on the observation of a subset of input/output pairs. For instance, machine-learning 
attacks have been shown to be relatively successful in breaking PUFs [156], [157].  
To develop a strong PUF for hardware-security, TRNG such as those discussed in 
Section 4 can enable a small circuit area, low power consumption, and high performance in 
terms of uniqueness and reliability. For instance, TRNG based on stochastic RRAM are suitable 
for the implementation of reconfigurable PUF, although the memory implementation results in 
a limited number of CRPs, hence not suitable for a strong PUF [158]. Figure 15a shows a 
strong PUF concept based on a cross-point array of RRAM devices [155]. Here, the entropy 
source is provided by the broad distribution of RRAM resistance in LRS and HRS shown in 
Figure 15b, while the current sneak paths in the array allow to enlarge the set of CRPs. A sneak 
path is a parasitic current flowing in non-selected cells with low resistance, which is detrimental 
for cell read-out margin in pure memory applications [159], [160], [161]. In this implementation, 
instead, sneak paths provide the unclonable function which enables the exponential scaling of 
the CRP set needed in the strong PUF. In the NxN cross-point PUF of Figure 15a, the challenge 




applied voltage equal to VDD, while the row is left floating for a bit value of 0. The current from 
the N columns is then read and converted to an N-bit response by a sense amplifier. 
Theoretically, the maximum number of CRPs is 2N, since each row may be either floating or 
biased. The actual number of CRPs is reduced since 50% of the rows are required to be biased 
in order to generate a comparable range of column currents for different challenges [155]. Thus, 
it is estimated that CRP set is around 5 x 1075 for an array of 256 x 256 bits. RRAM devices in 
the array are randomly initialized at the beginning of the PUF operation, resulting in large 
stochastic current distribution (Figure 15b). A similar PUF concept exploited the variability of 
self-heating PCM cells [162], [163] in cross-point array, demonstrating the wide applicability 
of stochastic memory devices to PUF systems. 
 
6. Stochastic computing 
Various unconventional methods of computation are currently under scrutiny to possibly 
overcome the von Neumann bottleneck of standard computing in data-intensive computing 
tasks [22]. Among the emerging computing concepts, stochastic computing is drawing 
considerable interest thanks to its massive parallelism, soft error tolerant operation, reduced 
area and low power [164]. In this computing paradigm, first conceived in the 1960s with the 
pioneering works of Gaines [165], [166] and Poppelbaum et al. [167], data are treated as 
probabilities, i.e. each bit of a stochastic number N is randomly assigned a “1” value with 
probability pN [164]. This radically differs from the usual binary representation, used in 
conventional computers [168].  
Figure 16a shows a stochastic number generator (SNG) [164], where the output of a 
multibit TRNG is compared to a reference voltage Vref at the input of an analogue comparator. 
The output will thus be a “0” if the generated random bit R is below Vref, otherwise the output 
is “1”. As a consequence, the probability of obtaining a “1” in the bitstream will be a stochastic 




“1”. From a mathematical point of view, the output stochastic spiking signal can be modeled as 
a Bernoulli process, where each bit is independent of the previous ones [169]. 
To better understand the methodology of stochastic computing, we consider the case of the 
multiplication of two numerical data. While multiplication in a conventional computer [170] 
involves an extremely large number of transistors, only a simple AND gate is needed in 
stochastic computing [165]. This is shown in Figure 16b, where the AND output yields a “1” 
only if both input signals A e B (i.e. in the two input stochastic numbers) are equal to “1”. The 
probability pout for the output to be “1” is thus given by: 
pout = pA*pB,           (3) 
where pA and pB are the probabilities for A and B to be “1”, respectively. The accuracy of 
the stochastic multiplication increases with the length of the stochastic bitstream, where 
doubling the number of bits for each stochastic number can add a bit of extra precision to the 
multiplication [164]. As a result, stochastic computing tends to be preferred in low-precision 
applications, hence relatively short bit-streams [164]. Another concern is that A and B should 
be statistically independent in Equation (3). 
The difficulties in producing truly uncorrelated random bitstream by PRNGs hindered the 
development of this computing paradigm in the early days of its conception. However, the 
availability of TRNG in stochastic memory devices provides the necessary stochastic bit stream 
within a small area and low power consumption. For instance, Gaba et al. [131], [171] 
demonstrated stochastic computing with random input spiking signals obtained by the 
stochastic switching of RRAM devices. Lv and Wang [110] showed that a single SOT-MRAM 
is capable of stochastic addition and multiplication with extremely low power and area 
occupation. A similar MRAM device showed a current-controlled Poissonian spike generation 
with the aid of simple CMOS circuitry [172]. The device structure, shown in Figure 16c, 
comprises a CoFeB/MgO/Ta MTJ built on top of a 10 nm-thick Ta layer. Here, the current 




magnetization reversal of the CoFeB free layer thanks to the SOT effect [109]. Note that the 
MTJ switching is inherently stochastic due to the thermal fluctuations affecting the free-layer, 
which is described by the switching probability plot as a function of the heavy metal current 
shown in Figure 16c.  
A possible application of such controllable stochastic switching element is the probabilistic 
inference from real-time data, which is currently gaining interest for enabling low-cost 
cognitive intelligence. Figure 16d shows a Bayesian network (BN), namely a graphical model 
to describe conditional independence between variables [173], [174], [175]. Here, each node 
represents random variables, while each link describes the direct dependence among variables 
[173]. The BN in the figure include 4 variables, namely the probability of being “cloudy (C)”, 
“rainy (R)”, having the “sprinkler on (S)” or the grass being “wet (W)” [172]. The dependence 
between each variable is quantified with the conditional probabilities of a transition to a 
particular node from its parent node, as described by the conditional probability table (CPT) 
[172]. This BN can be used in a probabilistic inference engine to estimate the probability of 
hidden causes from a given observation [172]. For instance, the observation could be wet grass 
in Figure 16d, with the objective of estimating the cause, whether the sprinkler is on, or it is 
raining. To this purpose, Bayes’ Rule allows for the calculation of the posterior probability 
P(A|B) that B is caused by A, given by:  
P(A|B) = P(B|A)P(A)/P(B),       (4) 
where P(A) is the probability of A, P(B) is the probability of B, and P(B|A) is the probability 
that A is caused by B. A Bayesian inference engine must clearly implement Bayes’ rule of 
Equation 4, which can be achieved by various classical computing approaches such as a field 
programmable gate array (FPGA) [176], stochastic digital circuits [177], [172], or analog based 
probabilistic hardware [178]. With respect to these CMOS-based solutions, stochastic memory 
devices can provide huge advantages in terms of area occupation [179]. For instance, Figure 16e 




grass is true”, based on the Bayes’ rule P(S = 1|W = 1) = P(S = 1 ∩ W = 1)/P(W = 1). The 
intersection operation can be implemented by multiplying the two spiking signals with an AND 
gate, while the division operation can be performed by a dedicated circuit measuring the 
matching of the spiking rates of the two signals [180], [172]. In this circuit, probabilities are 
encoded within spiking signals generated by the SNG of Figure 16c, thus showing compact 
design, low power consumption, and high resilience with respect to variations and noise in the 
computational units [172]. 
 
7. Neuromorphic computing 
Taking the inspiration from the extremely high area and power efficiency of neuro-
biological systems, neuromorphic computing appears as a promising candidate for solving 
complicated tasks in a dynamic environment requiring adaptation [181]. An essential building 
block in neuromorphic engineering is the neuron, consisting in the active computing element 
generating spikes in response to the stimulation by other neurons or sensors [181]. Classical 
neuron models are the Hodgkin-Huxley model [182] and other threshold-based models [183], 
which however are quite demanding in terms of area occupation in CMOS technology, due to, 
e.g., either the large capacitors needed to emulate membrane potential dynamics, or the large 
number of transistors [184], [185]. Also, CMOS circuits are generally not suitable for 
generating stochastic behaviors which play a key role in spiking signal encoding and 
transmission [186]. On the other hand, stochastic memory devices can straightforwardly 
emulate the neuronal behavior in the nanometer scale. 
Figure 17a shows a schematic representation of an artificial neuron, receiving weighted 
spiking signals from various pre-synaptic sources [187]. These signals are summed, e.g. via the 
Kirchhoff’s law, and integrated within the neuron, where the consequent increase of the 
membrane potential over a threshold generates an output spike. The integration function can be 




the role of the biological membrane potential [188]. Figure 17b shows, in fact, that the 
application of electrical spikes to the PCM leads to the growth of the crystalline phase, similar 
to the evolution of the membrane potential in the biological neuron. An increasing crystalline 
fraction leads to a conductance variation in response to incoming spikes, as also illustrated by 
Figure 17c for various spike amplitudes and pulse widths. As the PCM conductance reaches a 
threshold values of 2 µS, the PCM is reset to the initial state, and a firing event is generated. 
Figure 17c indicates that the average firing frequency increases for increasing pulse amplitude 
and duration. The PCM neuron can be scaled down to few tens of nanometers, while 
reproducing the typical stochastic dynamics of the biological neuron directly at the device level 
[189]. 
Recent investigations suggest that the intrinsic resilience of the brain against variation 
and noise is thanks to the redundancy of the neuron and synapses. For instance, a population of 
multiple binary resistive memories has been shown to lead to neuromorphic synapses with 
analogue tunable weight [190]. Neuron redundancy has been shown to be ubiquitous in the 
retina [191], in the visual cortex [192] and in the motor cortex [193], where information 
encoding and processing is performed by populations of neurons instead of single units. For 
instance, Figure 18a illustrates the mechanism for detecting the visual angle of an incoming 
stimulus via a population of neurons. Here, each neuron is associated to a specific range of 
visual angles, which is then detected by the weighted sum of neuron outputs. Each neuron of a 
specific population is characterized by a tuning curve, meaning that its response has an 
increased firing rate only for a narrow window of input values [194]. Population coding can be 
straightforwardly achieved by stochastic memory devices where the spiking frequency can be 
controlled by either the applied voltage or current. For instance, superparamagnetic tunnel 
junctions display current-controlled random resistive switching between the P- and AP- states, 
as shown in Figure 18b-d for increasing applied current [21], [194]. This stochastic switching 




spiking rate as a function of the applied current, namely, the device tuning curve, which can be 
explained by the classical spin-transfer torque theory [149], where the average spiking rate r is 
given by: 
r = r0/cosh(ΔE*I/kBT*Ic),        (5) 
where kBT is the thermal energy, I is the biasing current, Ic is a critical current, and r0 = φ0*exp(-
ΔE/kBT) is the natural frequency of the transition across an energy barrier DE with an attempt 
frequency φ0 ≈ 1 GHz. Calculations by Equation 5 in Figure 18e indicate a Gaussian function, 
thus allowing the construction of a basis set for computing by simply considering different peak 
positions [196]. Figure 18f shows a population ensemble, where junctions in each population 
are tuned to a different input current range. This can be achieved with a set of identical junctions 
by the application of a different bias current Ibias to each junction [194].  
Physical randomness in memory devices also enables the description of biological 
neurons that operate at the edge of chaos [197]. In this regime, neural networks show improved 
computational capabilities [198], which can be used to solve optimization problems [199]. 
Some of these problems belong to the class of NP (non-deterministic polynomial)-hard 
problems, whose solution is usually an extremely intensive computing task. Nevertheless, this 
class of problems is of great interest, with applications to airline traffic control, CPU processes 
scheduling and gene sequencing. Recently, the intrinsically noisy behavior of memristive 
systems was applied to solve a spin glass problem with simulated annealing [200] and to the 
maximum cut problem [201], thus underlining the opportunities offered by devices showing 
chaotic behavior. Chaotic switching can be displayed by the niobium dioxide (NbO2) Mott 
insulator, where the I-V curve displays two threshold-switching events as shown in Figure 19a 
[202]. Mott insulators show a temperature-dependent metal-insulator transition, which is 
assumed to be responsible for the second negative differential resistance (NDR-2) at relatively 
high current in Figure 19a. On the other hand, the first negative differential resistance (NDR-




Figure 19b shows the measured current while the device was biased with a constant 
voltage comparable to the threshold voltage in Figure 19a. The current shows large chaotic 
current oscillations which can be explained by local temperature fluctuations, while serving as 
a valuable computational resource, e.g. in Hopfield networks [203]. Hopfield networks can 
solve constraint satisfaction problems, such as the travelling salesman problem or the Ising 
optimization [204]. However, deterministic Hopfield networks must generally face the problem 
of getting stuck at a local minimum of the energy landscape, as shown in Figure 19c [202]. This 
condition can be overcome with a stochastic Hopfield network, which is sometimes referred to 
as Boltzmann machine [205], implemented with Mott insulators for describing chaotic 
oscillations and TaOx memory devices for storing the states. Similar to the simulated annealing 
approach, chaotic oscillations allow for reaching the global minimum as shown in Figure 19d. 
Figure 19e shows the simulation results for a stochastic Hopfield network during 1000 random 
instances of the travelling salesman problem, demonstrating the role of random fluctuations in 
reaching the global minimum. This work underlines that the integration of a source of 
controllable chaos looks more and more important for future brain-inspired computation. 
 
8. Conclusions and future outlook 
The paradigm for data collection and processing has dramatically evolved in the last 
decades, going from a centralized model to the distributed IoT. This scenario involves intense 
internet-based communication among IoT devices, thus requiring enhanced security for data 
storage/transmission and hardware authentication. On the other hand, conventional hardware 
security primitives are not suitable for the resource constrained environment of IoT devices, 
where low area occupation and energy efficiency are of paramount importance. This challenge 
is currently spurring a strong research effort toward high-performance/low-power devices for 
hardware security functionalities. Originally conceived as next-generation memories, various 




hardware intrinsic security primitives like true random number generators (TRNGs). This paper 
reviews the physical processes leading to stochastic fluctuations in resistive switching memory 
and the corresponding circuital solutions enabling their exploitations, underlining the 
opportunities and challenges in using nanodevices as entropy sources for TRNG. 
Although the current state-of-the-art for stochastic memory-based security primitives is 
already encouraging, many challenges need to be addressed for a practical implementation in 
IoT and integrated systems. In particular, a device optimization needs to be aimed at high-
frequency operation (larger than 1 Gbit/s), low-energy per bit (tens of fJ range), aggressive area 
scalability (below 20 nm) and high endurance (at least 1016 cycles). Most importantly, a CMOS-
compatible technological process is of paramount importance for an easy integration capability. 
Moreover, the single device should be engineered to maximize its stochastic behavior, which 
is generally unwanted in memory applications. From the circuital point of view, research should 
be focused on minimizing area, energy and complexity overhead. For instance, TRNG schemes 
which need neither post-processing algorithm nor entropy-tracking feedback loop allow for a 
more area/energy efficient design. In general, a device/system co-optimization methodology 
will prove to be more and more important. 
In addition to typical TRNG application to cryptography, stochastic memory devices 
are the workhorse for other emerging applications, ranging from hardware authentication with 
PUFs to unconventional non-von Neumann computing. In this regard, an application-specific 
optimization of the device geometry, materials, and operation algorithms will be needed for 
reaching optimal performances. The proposed computing paradigms have been discussed, 
underlining their need for hardware TRNG which makes stochastic memory devices a good 
candidate for stochastic and neuromorphic computing hardware primitives with low power 
consumption and scalability to high density. 
Finally, stochastic memories enable the hardware reconfigurability, where simple 




crosspoint array) can be used for various purposes, such as memory, computing or security. The 
multipurpose reconfigurability makes emerging memories a key enabling technology for IoT 
technology, paving the way for small area, low power and smart systems capable of performing 
a wide range of tasks (e.g. pattern recognition and classification, fast/low-power analog 
computation, authentication, etc.) within a single hardware chip. 
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Figure 1. Current scenario of hardware primitives for security and computing. (a) The 
fundamental building block is the random number generator (RNG), which can be 
implemented either as a pseudo-RNG (PRNG), such as the linear-feedback shift register 
(LFSR) in the figure, or as a true-random number generator (TRNG), which harnesses the 
stochasticity of physical phenomena to generate a random bitstream. TRNG have been 
demonstrated using CMOS technology, while more recently solutions based on transport and 
switching fluctuations in stochastic memory devices (RRAM, PCM, STT-MRAM and 
FERAM) showed promising performances. (b) Stochastic memory-based TRNGs have 
natural implementation as on-chip entropy sources, enabling applications in both security and 
computing. Regarding security, the TRNG has a crucial role in data and hardware security by 
generating secret keys and providing the basis for the physical unclonable function (PUF) 
concept. A PUF introduces a challenge (c) response (r) relation, where r = f (c) and f (·) is 
given by the physical details defining the specific PUF instance. Depending on the available 




SRAM-based concept, or strong, such as the concept based on sneak paths in RRAM 
crosspoint. Also, TRNG-based entropy sources are pivotal for emerging computing paradigms 
relying on stochastic primitives, such as neuromorphic and stochastic computing. Both 
stochastic spiking neurons and stochastic synapses were demonstrated thanks to the stochastic 
behavior of memristive devices. Stochastic neurons were also applied to the simple analogue 
multiplication, consisting in an AND gate elaborating stochastic spiking signals. In this 








Figure 2. Resistive switching memory (RRAM) structure (a) and corresponding current-
voltage (I-V) characteristic (b) for a bipolar switching RRAM. The set transition from the 
high resistance state (HRS) to the low resistance state (LRS) happens at a positive voltage 
Vset, corresponding to the formation of a conductive filament (CF) from the top electrode to 
the bottom electrode, thus shunting the dielectric layer. Reset transition, from LRS to HRS, 
happens at a negative voltage Vreset, marking the disconnection of the CF. 
Phase-change memory (PCM) structure (c) and resistance change characteristic (d). A 
positive voltage pulse is applied to the PCM device with the chalcogenide active material in 
its amorphous state, inducing the growth of the crystalline volume, hence a resistance 
reduction. A voltage higher than the melting-point voltage (Vm) induces the growth of the 
amorphous volume, hence the increase of resistance. 
Magnetic tunnel junction (MTJ) metal-insulator-metal structure (e) and corresponding 
resistance-voltage (R-V) characteristics (f) of a spin-transfer torque magnetic memory (STT-
MRAM). Positive pulses higher than a critical voltage cause set transition from AP to P state, 
i.e. from high to low resistance. The opposite reset transition, from P to AP, is attained by 
applying a negative voltage pulse. 
Ferroelectric random access memory (FERAM) structure (g) and polarization-voltage 
hysteretic characteristics (h). In this structure, the orientation of the electric dipoles in the 
ferroelectric layer causes a permanent polarization. The application of a voltage higher than 
the coercive voltage Vc leads to dipole reorientation. 























Figure 3. (a) Measured I-V characteristics of an RRAM in LRS for negative voltage showing 
RTN. Schematic representation of the conductive filament (CF) of a RRAM device, showing 
the carrier depletion induced by a negatively charged defect site following an electron 
trapping event (b). Electrostatic simulation of carrier density within a CF, demonstrating the 
increased impact of charge state fluctuations for reduced diameter filament (c). (d) Measured 
read current as a function of time for read voltage Vread = 50, 200 and 350 mV and 
corresponding simulations. The RTN switching times ∆tON and ∆tOFF decrease with Vread. (e) 
Measured read current as a function of time for a device in LRS with R = 10 kΩ and 
corresponding relative standard deviation σI/I. (f) PSD of experimental and calculated noise, 
showing a 1/ƒ behavior. Results from the analytical model of [71] are reported in (e) and (f). 





















Figure 4. (a) Schematic representation of the TRNG block diagram, including CRRAM, 
comparator and clock control circuit. (b) Comparator output, showing binary random digital 

























Figure 5. (a) Conceptual representation of the entropy harvesting algorithm 
for TRNG. (b) Block diagram of the parallel TRNG circuit, which allows for a 32 Mbps 
random bitstream. (c) Minimum entropies are higher than 0.999 over broad range of operative 
temperature and voltages. (d) P-value of 1000 sequences of 1 Mb bitstreams for the NIST 


































Figure 6. (a) Schematic representation of the stochastic switching events occurring in a 
RRAM device. The voltage pulse is applied to the device in the HRS and induces the set 
transition after a stochastic time delay ∆t. Distributions of switching time delay for applied 
voltage of 2.6 V (b), 3.2 V (c), and 3.6 V (d), with their corresponding fitting with Poisson 
distribution. The only fitting parameter was τ = 15.3 ms, 1.2 ms and 0.029 ms for figure (b), 
(c) and (d), respectively. (e) shows the voltage dependence of τ, demonstrating a voltage-
controlled average set transition delay ∆t. Reprinted with permission from [129]. Copyright 









































Figure 7. (a) Schematic representation of the TRNG circuit block diagram, comprising a 
memristive device, a comparator, an AND gate, and a counter. (b) Pulsed waveforms at each 
stage of the circuit, explaining the working principle of the TRNG. Reprinted from [132]. 



























Figure 8. Device structure of the superparamagnetic tunnel junction (a) with a schematic 
representation of the two stable states (P and AP) separated by an energy barrier ∆E (b). 
Measured resistance as a function of time, evidencing random switching transitions (c) and 
corresponding digitized signal. Reprinted with permission from [21]. Copyright (2017) 






























Figure 9. (a) Measured current-voltage (I-V) characteristics for six consecutive cycles on the 
same 1T1R structure, evidencing stochastic switching. (b) Sequence of applied pulses for 
TRNG, with (c) the corresponding cumulative distribution of read resistance. Random set 
process is highlighted in the three I-V curves (d), corresponding to states A, B and C in (c). 


































Figure 10. Measured resistance for 500 random set cycles with Vstop = – 1.45 V and 
VA = – 1.6 V (a), correlation of R in cycle i+1 as a function of R in cycle i (b) and (c) 
population of the four regions in (b), demonstrating absence of memory-effect. In (d), the 
measured and calculated distributions of the RRAM resistance are shown. (e) Simulated 
distribution of the digital comparator stage output voltage Vout. Reprinted with permission 


































Figure 11. Schematic illustration of the reset/perturb/read scheme for TRNG (a). Spin-
transfer torque-induced switching probability for APàP transition, with blue indicating a 
high switching and red a low switching probability (b). Applied voltage pulses during a single 










































Figure 12.	(a) Parallel set differential scheme and (b) sequence of applied signals. From the 
LRS, the cells are first independently reset, the subjected to parallel set, and finally read with 
voltage-divider configuration. (c) Measured Vout and Vout2 during 1000 consecutive RNG 
cycles, and (d) corresponding PDF. Reprinted with permission from [42]. Copyright (2016) 
























Figure 13. (a) Measured triangular voltage pulses and current response for 2 consecutive 
cycles n–1 and n, (b) PDF of the integrated current Qn and (c) PDF of differential charge 
∆Qn = Qn – Qn–1. The pulse sequence includes positive and negative triangular pulses for 
stochastic set and reset transitions, respectively, as evidenced by the abrupt steps in the 
current response. The random bit is assigned from the value of ∆Qn in (c). Reprinted with 





































Figure 14. Physical Unclonable Function (PUF) principle of operation, involving a central 
authority collecting the challenge-response pairs (CRPs) of a particular PUF instance, which 
























































Figure 15. (a) Schematic illustration of the resistive crosspoint array used for implementing a 
strong PUF leveraging the exponential number of available sneak paths. (b) Distributions of 
cell current before and after the one-time programming, showing quite large analogue 




































Figure 16. Stochastic number generator (SNG) based on the comparison between a clocked 
multibit RNG output and a reference voltage Vref at the input of an analogue comparator. The 
output shows the stochastic representation of the analogue values Vref (a). Analogue 
multiplication can be easily implemented with an AND gate by adopting stochastic number 
representations (b). (c) Stochastic spike generator based on spin-orbit torque (SOT) magnetic 
tunnel junction and additional CMOS peripherals. (d) Bayesian network with 4 variables, with 
the corresponding Conditional Probability Table (CPT) to describe the conditional 
independence between variables. (e) Implementation of the inference operation through 
multiplication and division between Poissonian spiking signals. The particular demonstrate 












































Figure 17. (a) Artificial neuron schematic consisting in the input (dendrites), the neuron soma 
constituted by the neuronal membrane and the spike generator, and the axon to deliver the 
output spike train. The dendrites are connected to plastic synapses linking the neuron to other 
neurons in the network. The neuronal membrane is composed by a lipid bilayer in biological 
systems, while it can be implemented with a phase-change memory in nanoelectronics 
systems. The associated neuronal membrane potential is described by means of the 
cumulative crystallization dynamics induced by multiple pulses (b), which allows for 
emulating the biological integrate and fire mechanism (c). Reproduced with permission from 

















Figure 18. Schematized illustration of the information reconstruction process by means of 
population coding happening in the visual cortex (a). (b-d) Input current-dependent stochastic 
switching in superparamagnetic tunnel junction, with relatively low similar spiking 
frequencies for the cases –50 µA and 50 µA and relatively high spiking frequency at 10 µA 
input current. This rate versus current dependence is summarized in (e) for a single tunnel 
junction, representing a neuronal tuning curve. Measured data and calculations for nine 
different tuning curves associated to different junctions and constituting a basis set for 
population coding (f). The rate values are normalized by the corresponding natural rate r0. 



















Figure 19. (a) Experimental I-V characteristics for the NbO2 Mott memristor, showing two 
negative differential resistance regions (NDR-1 and NDR-2). (b) Simulated chaotic 
oscillations of the device current under harmonic temperature perturbation. (c-d) Energy 
landscape associated to a Hopfield network. In the absence of zero oscillations, the final state 
gets stuck in a local minima (c), while in the presence of stochastic oscillations the global 
minima can be reached (d). (e) Evolution of the Hopfield energy as a function of the iteration 
number, with (red) and without (blue) chaotic fluctuations. 1000 random iterations were 
performed for a six-city travel salesman problem. Reproduced with permission from [202] 




























Table 1. Stochastic memory devices comparison. 





magnetic RAM (STT-MRAM) 
Ferroelectric memory 
(FERAM) 
Cell size 4~12 F2  4~30 F2 6~50 F2 15~34 F2 
Multibit 2 2 1 1 
Voltage < 3 V < 3 V < 1.5 V < 4 V 
Read time < 10 ns < 10 ns < 10 ns < 10 ns 
Write time < 10 ns ~ 50 ns 1-10 ns ~ 30 ns 
Write current 10 – 100 µA 80 – 200 µA > 50 µA < 100 µA 
Retention 10 years 10 years 10 years 10 years 
Endurance > 106 - 1012 > 109 > 1015 ~ 1010 
ON/OFF ratio 101-4 101-4 TMR = 100%-200% 102-3 
Write Energy 0.1 - 1 pJ/bit 10 pJ/bit ~ 0.1 pJ/bit ~ 0.1 pJ/bit 
Main 
Advantages 
- Simplicity/Low cost 
- High density 
- Maturity - High performance 
- Novel mechanisms (SOT) 
for improved performance 
- Low power 
- Ferroelectricity in 
doped HfOx 
Key Challenges - Reliability 
- Cycling endurance 
- Switching power - MTJ patterning/etch 



































































































Comparator Comparator Integrating 
capacitor,
ADC 
Area 45 µm2 0.256 
µm2 
NA 4000 µm2 NA NA NA NA 
Bit-rate 50 b/s –  
1 kb/s 
32 Mb/s 6 kb/s – 
300 kb/s 
0.5 kb/s – 
6 kb/s 





NA 3 pJ/bit NA NA NA NA 
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